ABSTRACT We experimentally demonstrate that hysteresis of negative capacitance (NC) Ge pFETs is reduced through modulating the ferroelectric properties in HfZrO x (HZO) by changing the post annealing temperature. As annealing temperature varies from 350 • C to 450 • C, HZO exhibits a significant increasing in the ratio of remnant polarization P r to coercive field E c , which results in the improvement of the magnitude of ferroelectric NC C FE , therefore contributing to the reduction of hysteresis of the ferroelectric NC Ge transistors. It is also reported that the NC Ge transistor annealed at 450 • C has a small hysteresis of 0.10 V, and achieves the improved SS and I DS compared to control device without HZO.
I. INTRODUCTION
The ferroelectric negative capacitance (NC) field-effect transistor (FET) has been considered as a promising device candidate to overcome the fundamental limitation in subthreshold swing (SS) for the conventional metal-oxide semiconductor FET since it employs the NC action of a ferroelectric film inserted into gate stack [1] . Steep SS below 60 mV/decade has been demonstrated in a number of NC FETs integrated with various ferroelectrics, but the devices are still facing the challenge to achieve the hysteresis-free characteristics [2] - [5] . The theoretical study suggested that the hysteresis characteristics can be modulated by varying the ferroelectric material properties, including the thickness, remnant polarization P r , and coercive field E c of the ferroelectric film [6] .
Recently, we reported the ferroelectric HfZrO x (HZO) NC Ge and GeSn pFETs, and the devices exhibited the sub-60 mV/decade SS and hysteresis in I DS − V GS curves induced by the NC effect [7] , [8] . It was found that the post annealing temperature had a great impact on the hysteresis performance in the NC FETs. Experiments revealed that, as ratio of P r /E c of HZO increased, the hysteresis could be suppressed. However, there is still a lack of the comprehensive study of the effects of variation of ferroelectric properties on the NC transistor performance.
In this paper, the electrical performance of NC Ge pFETs with the post annealing temperature ranging from 350 to 450 • C are characterized. Based on the statistical measurement of ferroelectric properties of HZO annealed at various temperatures, it is proved that hysteresis of NC transistors is significantly reduced with the increasing of the magnitude of ferroelectric negative capacitance C FE realized by modulating the P r and E c properties of HZO. The impacts of posting annealing temperature on SS and gate capacitance C G characteristics of the NC devices are also discussed.
II. FERROELECTRIC PROPERTIES OF HZO
To confirm the crystallization in the HZO film after the post annealing, X-ray diffraction (XRD) measurement was performed on the TaN/HZO/TaN samples. The thickness of HZO is about 6.6 nm. HZO with a Hf:Zr ratio of 0.5:0.5 was deposited by atomic layer deposition (ALD), and TaN was deposited by reactive sputtering. According to the reference patterns for HZO in [9] and [10] , XRD curves in Fig. 1 demonstrate that the mixing of tetragonal, orthorhombic, and cubic phases was formed in HZO after the post annealing, which was similar to [9] and [11] . It was reported that the orthorhombic phase contributes to the ferroelectricity of the film [10] , [12] - [14] .
The ferroelectric characteristics of the HZO film are investigated by the polarization P versus electric field E hysteresis loops measurement. P-E loops were recorded on the pristine devices. Fig. 2(a) shows the curves of P as a function of E for the TaN/HZO/TaN samples with and without the post annealing. A linear polarization indicating the paraelectric dielectric film is observed for the as-deposited TaN/HZO/TaN. After the post annealing at 350, 400 and 450 • C, the ferroelectric phase transition is confirmed by the P-E hysteresis loops. The measured capacitance versus voltage curves of the TaN/HZO/TaN sample are illustrated in Fig. 2(b) , demonstrating the ferroelectric properties of HZO [10] , [15] . From the statistical plots of P r and E c for TaN/HZO/TaN samples in Fig. 2(c) , it is clearly seen that the ratio of P r to E c of HZO can be effectively modulated by varying the post annealing temperature and the sweeping range of applied voltage. With the post annealing temperature increasing from 350 • C to 450 • C, the P r of the devices is enhanced, which should be owing to the increasing of quantity of ferroelectric domains [11] , [16] . It was also reported that this might be the typical transition from a sub-loop behavior to a well saturated ferroelectric hysteresis, [17] . The impact of the post annealing temperature on the E c is much weaker compared to the P r , which is consistent with the results in [18] .
Based on the P r and E c values in Fig. 2(c) , the magnitude of C FE induced by HZO can be calculated by [6] , where t HZO is the thickness of HZO film. From Fig. 3 , we can observe that |C FE | is obviously improved by increasing the post annealing temperature and the sweeping range of applied voltage. Fig. 4(a) shows the key process steps for the fabrication of NC Ge pFETs integrated with HZO film on n-Ge(001). After the wafer cleaning, Ge substrate was loaded into an ultrahigh vacuum chamber for annealing at 620 • C for 20 minutes to remove the native oxide. Si 2 H 6 passivation at ∼350 • C was then carried out to form a Si passivation layer. This was followed by the formation of TaN/HZO/TaN/HfO 2 stack. After gate etching, boron ions (B + ) were implanted into source/drain (S/D) at an energy of 20 keV and a dose of 1 ×10 15 cm −2 . Non-self-aligned S/D metals were formed by lift off process. Finally, post annealing was carried out at various temperatures for dopant activation, S/D metallization, and crystallization of HZO film. Ge control pMOSFETs with the same TaN/HfO 2 stack but without HZO were also fabricated. It should be noted that the "wake up effect" of the HZO ferroelectric film will have the impact on the reliability and lifetime of the NC transistors [19] - [21] , which needs to be investigated in the future work.
III. DEVICE FABRICATION

IV. RESULTS AND DISCUSSION
The electrical performance, including the source/drain current I DS , gate leakage current I G , and capacitance characteristics of NC Ge pFETs annealed at different temperatures were investigated. For all the measurements, the sweeping range of gate voltage V GS was from 2.5 to −2.0 V, and the reverse sweeping was carried out after the forward one. It should be noted that the sweeping range of V GS has influence on the hysteresis of the device, while its impact on SS of the device can be negligible. Fig. 5(a) shows the measured transfer characteristics of a ferroelectric NC Ge pFET underwent a post annealing at 350 • C at V DS of −0.05 and −0.1 V. Gate length L G of the device is 5 µm. As V GS sweeps reversely, the steep average SS of 50 mV/decade is demonstrated in the NC transistor over two orders of magnitude (i.e., 20 nA/µm ∼ 2 µA/µm) of I DS , which is attributed to the NC effect induced by the HZO film. Fig. 5(b) illustrates the point SS versus I DS characteristics of the NC device, demonstrating that sub-60 mV/decade forward and reverse SS, denoted by SS for and SS rev , respectively, are obtained. The device exhibits a larger hysteresis of 2.30 V, which is resulted from the characteristic feature of the ferroelectric control of the charge. In this work, hysteresis is defined as the difference between the V GS at a I DS of 10 −7 A/µm for the forward and reverse V GS sweeping. No degradation in SS or change in hysteresis is observed when double sweeping of I DS − V GS loops at different V DS . It should be noted that the charge trapping effect also leads to the hysteresis, but VOLUME 6, 2018 43 that produces the counterclockwise I DS − V GS loop, opposite to the results induced by ferroelectric switching [22] . The post annealing temperature has a great impact on the hysteresis of the ferroelectric NC Ge transistors. Fig. 6(a) presents the I DS − V GS and I G − V GS curves of a typical ferroelectric NC Ge pFET with the post annealing at 400 • C at V DS of −0.05 and −0.1 V, and the device exhibits a hysteresis of 1.67 V. As the annealing temperature increases to 450 • C, the hysteresis of the ferroelectric NC transistor can be reduced to be about 0.1 V, as shown in Fig. 6(b) . I G of the NC devices is orders of magnitude lower than the I DS . Comparing Fig. 5(a) and Fig. 6 , it is seen that, although, the hysteresis of NC Ge pFETs can be reduced by increasing the annealing temperature, the SS of the devices is degraded. This is consistent with the theoretical study [6] , [23] . Later, we will show that the NC transistor with reduced hysteresis still has the improved SS over the control device without HZO. The mechanism underlying the effects of variation of the post annealing temperature on the hysteresis of ferroelectric NC Ge pFETs is discussed. It was theoretically predicted the elimination of hysteresis of NC FET could be expected, as |C FE | was larger than the MOSFET gate capacitance C MOS [1] , [6] , [24] . C MOS is about 20 fF/µm 2 , which was extracted from the control device. As shown in Fig. 3 , with the applied voltage ranging from -2 to 2 V, |C FE | of HZO with the post annealing at 350 • C is 14 fF/µm 2 . |C FE | of the sample is 21 fF/µm 2 at an annealing temperature of 450 • C, higher than the C MOS , and magnitude of |C FE | is further improved with increasing the post annealing temperature or the sweeping range of applied voltage. In spite of this, the ferroelectric NC Ge pFETs exhibit obvious hysteresis, as top V GS sweeps between 2.5 and -2 V for the I DS -V GS measurement. This is because that the voltage distribution between C FE and C MOS makes the voltage drop at HZO lower than the top V GS , which might make the |C FE | smaller than C MOS . So it is reasonable to observe the hysteresis for the NC Ge transistors. As the post annealing temperature increase from the 350 to 450 • C, the increasing of the ratio of P r E c leads to the increasing of |C FE |, reducing the hysteresis of the NC devices, which is well consistent with the calculation results in [6] . Fig. 8 shows the measured C G versus top V G curves of the NC device annealed at different temperatures and control transistor without HZO. The hysteresis phenomenon is also observed in the C G -V G curves of the NC Ge pFETs with the post annealing at 350 • C and 400 • C, which is consistent with the I DS -V GS characteristics. Inset depicts the simple capacitance model of the NC transistor. The TaN/HfO 2 stack below HZO in NC transistors is the same as the gate stack of the control device. So C MOS of NC devices can be obtained from the C G -V G curve of the control device. Here, the series combination of C OX and C S is referred to the C MOS . It is 44 VOLUME 6, 2018 noted that, C G of the NC Ge pFET, which is equivalent to (C FE −1 +C MOS −1 ) −1 [24] , demonstrates the significantly improved peaks compared to the control device. This proves that the negative C FE is achieved with the sweeping of V G in the NC devices, in spite of the hysteresis. From the steep SS in I DS -V GS curves, it also can be known that NC effect is achieved in NC transistors annealed at 350 • C and 400 • C. C FE should be close to CMOS for the highest peak of C G . Nevertheless, if |C FE | reduces to across C MOS , hysteresis will occur [25] . Compared to the 450 • C annealing, the 350 • C and 400 • C produce the smaller magnitude of negative C FE , which lead to the increased hysteresis due to |C FE | < C MOS . It is observed that peaks of C G of the NC transistors are reduced as the post annealing temperature gets decreased. Actually, under |C FE | < C MOS condition, the negative C G is unstable, and through the voltage allocation, |C FE | is still larger than C MOS at V GS of C G peaks. Nevertheless, the smaller |C FE | reduces the voltage drop at C MOS as well as the value of C MOS , which results in the decreased C G peak value. It is clarified that the transient feature of NC effect in devices needs to be characterized at a frequency up to GHz, which was not performed in this work.
Comparable study of SS, transconductance, and output characteristics of the ferroelectric NC Ge pFETs and the control device is carried out. Fig. 9 illustrates the transfer characteristics of a pair of ferroelectric NC Ge pFETs with different values of hysteresis and the control device without HZO. The devices with the L G of 2 µm underwent the post annealing at 450 • C. The values of hysteresis of the NC transistors are 0.10 and 1.18 V. It can be observed that each NC transistor exhibits the significantly enhanced I DS compared to the Ge control device, whether its hysteresis is larger or small. Point SS as a function of I DS curves in Fig. 10 show that the point SS rev of ferroelectric NC Ge pFETs is much superior to that of control device. It is also noted that the ferroelectric NC Ge pFET with 1.18 V hysteresis obtains a steeper SS rev in comparison with the NC device with hysteresis of 0.10 V in the entire measuring range of I DS . As the V GS sweeps forwardly, the NC Ge transistors achieve the smaller values of minimum SS for over the control device without HZO. Fig. 11 depicts transconductance G M of the transistors extracted from the curves in Fig. 9 , showing that ferroelectric NC Ge pFETs have the improved G M over the control device. Ferroelectric NC transistor with 0.10 V hysteresis obtains the 101% and 140% enhancement in the peak G M in comparison with the control device, as V GS sweeps forwardly and reversely, respectively, at a V DS of −0.05V, which is indicative of the remarkably improved channel conductivity in NC transistor over the control device. Fig. 12 shows the statistical plot of the G m peak of NC Ge pFETs and the control devices without HZO. All the transistors in this plot have the L G of 2 µm. NC device have the obvious variation of the performance indicating the non-uniformity of the NC effect. NC devices exhibit 94% and 105% improvement in VOLUME 6, 2018 45 median G m peak with forward and reverse sweeping of V GS , respectively, as compared to the control MOSFETs. Output characteristics of the ferroelectric NC Ge pFETs and the control device in Fig. 13 show that 60% and 66% I DS enhancement are achieved in the NC transistors with 0.10 and 1.18 V hysteresis, respectively, compared to the control device at a supply voltage of −1.0 V. Here, V TH is defined as the V GS at I DS of 10 −7 A/µm for the forward sweeping of V GS in the I DS -V GS curves in Fig. 9 . From  Fig. 13 and the inset, it is observed that the negative differential resistance (NDR) is demonstrated in the I DS -V DS curves of the ferroelectric NC devices, which has been theoretically predicted in [26] and [27] . The NDR phenomenon is attributed to the fact that, although V GS is held a constant, the effective voltage at the internal gate is affected by the V DS . At a fixed V GS , where the NC device operates in the NC region, with V DS increasing from zero, the internal gate charge decreases due to drain-to-channel coupling, improving the voltage drop at HZO, which further reduces the internal gate voltage. This positive feedback leads to the suppression of inversion charge density in channel induced by V DS . Initially, in the linear region with small V DS , the increased horizontal electric field by V DS dominates the I DS . While, at a higher V DS , the decreased inversion charge density with V DS due to ferroelectric HZO starts to produce a reduced I DS , causing the NDR effect [26] . Devices shown in Fig. 13 have the similar NDR, except for the curves at the |V GS -V TH | of 0.6 V. At V GS -V TH = −0.6 V, NC Ge pFET with 1.18 V hysteresis has the reduced NDR phenomenon compared to the device with the hysteresis of 0.10 V, which might be due to the unstable NC effect.
V. CONCLUSION
The effects of variation in P r and E c of HZO on the hysteresis of ferroelectric NC Ge pFETs are experimentally studied. The hysteresis of NC transistors is effectively reduced by increasing the magnitude of C FE by modulating P r and E c of HZO. It is also demonstrated that the ferroelectric NC Ge pFETs obtain the improved I DS and SS over the control device without HZO. After the post annealing at 450 • C, the ferroelectric NC Ge transistor has a small hysteresis of 0.10 V and demonstrates a 60% I DS enhancement compared to control device at a supply voltage of 1.0 V. 
